Analytical Minimization of Half - Perimeter

نویسنده

  • Andrew Kennings
چکیده

Global placement of hypergraphs is critical in the top-down placement of large timing-driven designs 10, 16]. Placement quality is evaluated in terms of the half-perimeter wirelength (HPWL) of hyperedges in the original circuit hypergraph provided timing constraints are met. Analytical placers are instrumental in handling non-linear timing models 9, 3], but have two important drawbacks: (a) corresponding optimization algorithms are typically slower than top-down methods driven by multi-level mincut partitioning 2], and (b) hyperedges must be represented with net models 10, 17, 15, 8, 21, 20] which imply a mismatch of objective functions, with the alternative of computationally expensive linear programming (LP) 25, 16]. By comparing to optimal solutions produced by linear programming, we show that net models lead to solution quality loss. To address this problem, we present the rst analytical algorithm that does not require net models and permits a direct inclusion of non-linear delay terms 3]; this allows to avoid expensive linearization of delay terms in 16]. Our numerical engine utilizes well-known quadratically con-vergent Newton-type methods 5, 11] for speed; it produces solutions within 12% of the LP optimum. Empirical results are for industrial placement instances.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Analytical Placement of Hypergraphs | I

G lobal placement of hypergraphs is critical to modern physical implementation methodology for large timingdriven designs. Placement results are typically evaluated in terms of the half-perimeter wirelengths of hyperedges in the original circuit hypergraph. However, existing analytical placers rely on a heuristic transformation into a graph to enable classical linear and quadratic edgelength mi...

متن کامل

p-mean Model impact on VLSI Placement

In this paper we compare the impact of of p-mean Half-perimeter wirelength (HPWL) model on analytical placement of VLSI. against logarithm-sum-expontial (LSE) wirelength model, weighted average(WA) [3]and (γ,p)[8] wirelength models.. Deployment of the wirelength model in analytical placement engine produces 12%, 10% and 1% shorter wirelength than widely used LSE and recently proposed weighted a...

متن کامل

A new less memory intensive net model for timing-driven analytical placement

We introduce a new hybrid net model for timing-driven analytical placement. This new hybrid net model decreases the average critical path delay obtained after global placement with 14% compared to wire-length-driven analytical placement. The obtained HPWL (Half Perimeter Wire-Length) remains the same. This is a very interesting feature of the hybrid net model. We also introduce a new gradual le...

متن کامل

Topology optimization methods with gradient-free perimeter approximation

In this paper we introduce a family of smooth perimeter approximating functionals designed to be incorporated within topology optimization algorithms. The required mathematical properties, namely the Γ-convergence and the compactness of sequences of minimizers, are first established. Then we propose several methods for the solution of topology optimization problems with perimeter penalization s...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2000